Skip to main navigation Skip to search Skip to main content

Modelling of equivalent channel dimensions of enclosed-layout transistors, integrated on 180 nm MiAMoRE test chip

Research output: Contribution to conference › Poster

Fingerprint

Dive into the research topics of 'Modelling of equivalent channel dimensions of enclosed-layout transistors, integrated on 180 nm MiAMoRE test chip'. Together they form a unique fingerprint.
Sort by