Modelling of equivalent channel dimensions of enclosed-layout transistors, integrated on 180 nm MiAMoRE test chip

Varvara Bezhenova
, Alicja Malgorzata Michalowska-Forsyth

Institute of Electronics (4390)

Research output: Contribution to conference › Poster

1 results
- Title
- Start date(ascending)

Modelling of equivalent channel dimensions of enclosed-layout transistors, integrated on 180nm MiAMoRE test chip
Bezhenova, V. (Speaker) & Michalowska-Forsyth, A. M. (Speaker)
23 Oct 2017 → 26 Oct 2017
Activity: Talk or presentation › Poster presentation › Science to science