Skip to main navigation Skip to search Skip to main content

A Process-Variation Compensation Scheme to Operate CMOS Digital Logic Cells in Deep Sub-Threshold Region at 80mV

Research output: Contribution to conference › Paper › peer-review

Fingerprint

Dive into the research topics of 'A Process-Variation Compensation Scheme to Operate CMOS Digital Logic Cells in Deep Sub-Threshold Region at 80mV'. Together they form a unique fingerprint.
Sort by

Engineering