What’s Your Take on Chips? Chip Impedance Measurement Practice for RF Energy Harvesting

Jasmin Grosinger*

*Korrespondierende/r Autor/-in für diese Arbeit

Publikation: Beitrag in einer FachzeitschriftArtikelBegutachtung

Abstract

As our society and economy continue to digitize rapidly, the number of wireless nodes in every square kilometer has become staggering. Experts predict that there could be as many as 107 devices in a single square kilometer, posing significant environmental and economic sustainability challenges. Fortunately, wireless power technologies offer a solution [1], [2], [3]. These technologies provide a promising method for wirelessly delivering power to nodes, eliminating the need for batteries and reducing the detrimental ecological impact of batteries, resulting in more cost-effective solutions. The battery-less operation of wireless nodes is driven by RF energy harvesters. An RF energy harvester collects incoming RF energy and converts it to dc energy. Figure 1 shows the conceptual schematic of an RF energy harvester. The RF energy harvester typically includes an antenna, an optional matching network, an ultralow-power (on-chip) RF-dc converter, and an output load. For sustainable digitalization, single-chip solutions based on low-cost complementary metal-oxide-semiconductor (CMOS) technologies are superior in cost and power.1 Previous research on these devices operating at the industrial, scientific, and medical (ISM) frequency bands showed that for an ultralow-power design and battery-less wireless nodes, the power matching of the antenna and the harvester chip becomes mandatory [6], comparable to ultrahigh-frequency (UHF) RF identification (RFID) transponders (tags). Using an additional matching network, as illustrated in Figure 1, is not possible due to the impracticality of on-chip matching components in terms of chip size and cost. Similarly, off-chip matching components are also not viable because they result in additional power losses or bulky designs. Power matching of the antenna and the harvester chip means that the antenna and chip impedances are complex conjugate to each other [7]. Consequently, the power available in the chip’s circuitry reaches its maximum. The antenna is typically designed to realize power matching [8], [9] as the RF chip front end and all its subsystems determine the chip input impedance. Thus, the knowledge of the chip impedance is mandatory for a power-matched antenna design. This work reviews and compares various integrated RF energy harvester CMOS chips operating mainly in the sub-1-GHz ISM frequency bands. For a convenient chip impedance analysis, the work provides an overview of common measurement methods by discussing exemplary setups for measuring the impedances of RF energy harvesting chips to enable efficient power matching with their antennas.

Originalspracheenglisch
Seiten (von - bis)76-82
Seitenumfang7
FachzeitschriftIEEE Microwave Magazine
Jahrgang26
Ausgabenummer4
DOIs
PublikationsstatusVeröffentlicht - 2025

ASJC Scopus subject areas

  • Elektrotechnik und Elektronik

Fields of Expertise

  • Information, Communication & Computing

Fingerprint

Untersuchen Sie die Forschungsthemen von „What’s Your Take on Chips? Chip Impedance Measurement Practice for RF Energy Harvesting“. Zusammen bilden sie einen einzigartigen Fingerprint.
  • Radio Frequenz Identifikation (RFID) Technologie

    Görtschacher, L. J. (Teilnehmer (Co-Investigator)), Pachler, W. (Teilnehmer (Co-Investigator)), Freidl, P. F. (Teilnehmer (Co-Investigator)), Bösch, W. (Teilnehmer (Co-Investigator)), Gadringer, M. E. (Teilnehmer (Co-Investigator)), Khan, H. N. (Teilnehmer (Co-Investigator)), Greiner, P. (Teilnehmer (Co-Investigator)), Glanzer, C. (Teilnehmer (Co-Investigator)), Grosinger, J. (Teilnehmer (Co-Investigator)), Fischbacher, R. B. (Teilnehmer (Co-Investigator)), Deutschmann, B. (Teilnehmer (Co-Investigator)), Romero Lopera, J. (Teilnehmer (Co-Investigator)) & Shetty, D. (Teilnehmer (Co-Investigator))

    1/04/1331/12/24

    Projekt: Arbeitsgebiet

  • Wireless Power Transmission for Sustainable Electronics (WIPE)

    Bösch, W. (Teilnehmer (Co-Investigator)), Görtschacher, L. J. (Teilnehmer (Co-Investigator)), Pachler, W. (Teilnehmer (Co-Investigator)), Freidl, P. F. (Teilnehmer (Co-Investigator)), Khan, H. N. (Teilnehmer (Co-Investigator)), Gadringer, M. E. (Teilnehmer (Co-Investigator)), Greiner, P. (Teilnehmer (Co-Investigator)), Gentili, F. (Teilnehmer (Co-Investigator)), Glanzer, C. (Teilnehmer (Co-Investigator)), Grosinger, J. (Teilnehmer (Co-Investigator)), Fischbacher, R. B. (Teilnehmer (Co-Investigator)), Deutschmann, B. (Teilnehmer (Co-Investigator)), Shetty, D. (Teilnehmer (Co-Investigator)) & Romero Lopera, J. (Teilnehmer (Co-Investigator))

    1/04/1331/12/24

    Projekt: Arbeitsgebiet

Dieses zitieren